

Berenbaum 7-2-3-3

I hereby certify that this paper is being deposited on this date with

Commissioner for Patents, P.O. 1450, Alexandria, VA 22313-1450

the U.S. Postal Service as first class mail addressed to the

HE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

5 Applicant(s): Berenbaum et al.

Case:

7-2-3-3

Serial No.:

09/538,670 March 30, 2000

Filing Date: Group:

2154

10 Examiner:

Larry D. Donaghue

Title:

Method and Apparatus for Allocating Functional Units in a Multithreaded

Signatur

VLIW Processor

15

REPLY BRIEF

RECEIVED

JUN 0 1 2004

Technology Center 2100

Mail Stop Appeal Brief - Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

20

25

Sir:

Appellant hereby replies to the Examiner's Answer, mailed March 25, 2004, in an Appeal of the final rejection of claims 1 through 16 in the above-identified patent application.

REAL PARTY IN INTEREST

A statement identifying the real party in interest is contained in Appellant's Appeal Brief.

30

RELATED APPEALS AND INTERFERENCES

A statement identifying related appeals is contained in Appellant's Appeal Brief.

35

STATUS OF CLAIMS

A statement identifying the status of the claims is contained in Appellant's Appeal Brief.



(

5

15

20

25

30

A statement identifying the status of the amendments is contained in Appellant's Appeal Brief.

SUMMARY OF INVENTION

A Summary of the Invention is contained in Appellant's Appeal Brief.

ISSUES PRESENTED FOR REVIEW

A statement identifying the issues present for review is contained in Appellant's Appeal Brief.

GROUPING OF CLAIMS

The rejected claims stand and fall together.

CLAIMS APPEALED

A copy of the appealed claims is contained in an Appendix of Appellant's Appeal Brief.

ARGUMENT

In the Examiner's answer, the Examiner asserts that it is not claimed or disclosed in the present application that the allocation of instructions is done independently of the type of instruction ready for execution within each thread. The Examiner further asserts that the statement on page 6, lines 21-23, teaches that the functional units are independently allocated to the threads and does not teach that the allocation is independent of the instruction type.

Appellants note that, in order to *independently* allocate functional units to threads, the allocation *must* be independent of the instruction type. If this were not the case, the allocation would depend on the instruction type and, therefore, the allocation of a functional unit to a thread would *depend* upon the type of instruction ready for execution in said thread. Stated another way, a thread would determine which functional



units could be allocated to it. Thus, the allocation of the functional units would be dependent on, and not independent of, the threads.

The Examiner further asserts that claims 5-7 clearly set forth "that the instructions are allocated based on the availability of functional unit." Appellants agree that, inherently, only functional units that are available (i.e., functional units that are unallocated) will be allocated. When the unallocated functional units are allocated, they will be independently allocated to the threads.

The Examiner further asserts that the identification of functional units and registers for the fetched instructions is conventionally done on the basis of the type of instruction. The Examiner, however, is not interpreting the identification step within the context of the present invention. During the allocation process, even though the functional units do not correspond to particular instruction types, a particular functional unit must be identified so that it can be allocated to a thread. For example, if a thread A requires a functional unit, the allocation mechanism must identify the allocated functional unit by a name or number in order for the instructions of thread A to be forwarded to the proper functional unit. Thus, the step of identifying functional units and registers does not infer that the functional units are allocated on the basis of an instruction type.

Conclusion

The rejections of the independent claims under section §102 in view of Chung et al. are therefore believed to be improper and should be withdrawn. The rejected dependent claims are believed allowable for at least the reasons identified above with respect to the independent claims.

The attention of the Examiner and the Appeal Board to this matter is appreciated.

Date: May 25, 2004

Kevin M. Mason Attorney for Appellant(s) Reg. No. 36,597

U. Mason

Ryan, Mason & Lewis, LLP 1300 Post Road, Suite 205 Fairfield, CT 06824

(203) 255-6560

Respectfully,

35

? .

5

10

15

20

25

30

173

ଞ୍ଚ N 291E UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Applicant(s):

Berenbaum et al.

Case:

7-2-3-3

Serial No.:

09/538,670 March 30, 2000

Filing Date: Group:

2154

Examiner:

Larry D. Donaghue

Title:

Method and Apparatus for Allocating Functional Units in a Multithreaded

I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Commissioner for

Patents, P.Q. Box \$\sqrt{450}\$, Alexandria, VA 22313-1450

VLIW Processor

TRANSMITTAL OF REPLY BRIEF

Signature:

RECEIVED

Berenbaum 7-2-3

Mail Stop Appeal Brief - Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

JUN 0 1 2004

Technology Center 2100

Sir:

Submitted herewith are the following documents relating to the above-identified patent application:

(1) Reply Brief (original and two copies).

In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 50-0762** as required to correct the error. A duplicate copy of this letter and two copies of the Reply Brief are enclosed.

Respectfully,

Date: May 25, 2004

Kevin M. Mason

Attorney for Applicant(s)

will Mason

Reg. No. 36,597

Ryan, Mason & Lewis, LLP 1300 Post Road, Suite 205

Fairfield, CT 06824 (203) 255-6560